MTK 6598 MTK 4-core smartphone platform schematic

ကၽြန္ေတာ္ေတာ့ hardware နားမလည္ပါဘူး။ နားလည္တဲ့သူေတြ အသံုးတည့္မယ္ထင္လို႕ပါ။

 ေတြ႕တာေလးမွ်ေ၀ေပးတာပါ။

Figure 1-1: Block diagram of MT6589 ......11
Figure 2-1 : Ball map view of MT6589 .......12
Figure 2-2: Basic timing parameter for LPDDR2 commands .. 32
Figure 2-3: Basic timing parameter for LPDDR2 write ..... 32
Figure 2-4: Basic timing parameter for LPDDR2 read ..33
Figure 2-8: Power on/off sequence with XTAL .... 35
Figure 2-9: Power on/off sequence without XTAL ..... 36
Figure 2-10: Block diagram of BBRX-ADC ... 38
Figure 2-11: Block diagram of 2GBBTX ..... 41
Figure 2-12: Block diagram of APC-DAC ........... 42
Figure 2-13: Block diagram of VBIAS-DAC ....... 43
Figure 2-14: Block diagram of AUXADC .........44
Figure 2-15: Block diagram of PLL .......................47
Figure 2-16: Outlines and dimensions of FCCSP 11.8mm

                        * .8mm, 515-ball, 0.4mm pitch package.. 52
                               Figure 2-17: Top mark of MT6589 .............. 53 

 Credit To >> http://www.kokowynnpyay.com/
                  https://www.facebook.com/KoKowynn.925